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1. Product profile
1.1 General description
Intermediate level gate drive N-channel enhancement mode Field-Effect Transistor (FET) 
in a plastic package using advanced TrenchMOS technology. This product has been 
designed and qualified to the appropriate AEC Q101 standard for use in high performance 
automotive applications.
1.2 Features and benefits
 AEC Q101 compliant
 Suitable for intermediate level gate 
drive sources
 Suitable for thermally demanding 
environments due to 175 °C rating
1.3 Applications
 12 V Automotive systems
 Electric and electro-hydraulic power 
steering
 Motors, lamps and solenoid control
 Start-Stop micro-hybrid applications
 Transmission control
 Ultra high performance power 
switching
1.4 Quick reference data
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Table 1. Quick reference data
Symbol Parameter Conditions Min Typ Max Unit
VDS drain-source 
voltage
Tj ≥ 25 °C; Tj ≤ 1 7 5 ° C --4 0 V
ID drain current VGS =1 0V ;  T mb =2 5° C ;
see Figure 1
[1] --1 2 0 A
Ptot total power 
dissipation
Tmb = 25 °C; see Figure 2 --3 0 6 W
Static characteristics
RDSon drain-source 
on-state 
resistance
VGS =1 0V ;  I D =2 5A ;  
Tj =2 5° C ;  s e e  Figure 11
-1 . 6 1 . 9 m ΩBUK661R9-40C All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
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[1] Continuous current is limited by package.
2. Pinning information
 
3. Ordering information
 
Avalanche ruggedness
EDS(AL)S non-repetitive 
drain-source 
avalanche energy
ID =1 2 0A ;  V sup ≤ 40 V; 
RGS =5 0Ω; VGS =1 0V ;  
Tj(init) = 25 °C; unclamped
--1 . 0 2 J
Dynamic characteristics
QGD gate-drain charge ID =2 5A ;  V DS =3 2V ;  
VGS = 10 V; see Figure 13;
see Figure 14
-7 2 -n C
Table 1. Quick reference data …continued
Symbol Parameter Conditions Min Typ Max Unit
Table 2. Pinning information
Pin Symbol Description Simplified outline Graphic symbol
1 G gate
SOT404 (D2PAK)
2DD r a i n
3Ss o u r c e
mb D mounting base; connected to 
drain
mb
13
2
S
D
G
mbb076
Table 3. Ordering information
Type number Package
Name Description Version
BUK661R9-40C D2PAK plastic single-ended surface-mounted package (D2PAK); 3 leads 
(one lead cropped)
SOT404BUK661R9-40C All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
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4. Limiting values
 
[1] Accumulated pulse duration not to exceed 5mins.
[2] -16V accumulated duration not to exceed 168 hrs
[3] Continuous current is limited by package.
[4] Single-pulse avalanche rating limited by maximum junction temperature of 175 °C.
[5] Repetitive avalanche rating limited by an average junction temperature of 170 °C.
[6] Refer to application note AN10273 for further information.
 
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter Conditions Min Max Unit
VDS drain-source voltage Tj ≥ 25 °C; Tj ≤ 175 °C - 40 V
VGS gate-source voltage Pulsed [1] -20 20 V
DC [2] -16 16 V
ID drain current Tmb =2 5° C ;  V GS =1 0V ;  s e e  Figure 1 [3] - 120 A
Tmb =1 0 0° C ;  V GS = 10 V; see Figure 1 [3] - 120 A
IDM peak drain current Tmb =2 5° C ;  t p ≤ 10 µs; pulsed;
see Figure 3
-1 1 0 7 A
Ptot total power dissipation Tmb =2 5° C ;  s e e  Figure 2 - 306 W
Tstg storage temperature -55 175 °C
Tj junction temperature -55 175 °C
Source-drain diode
IS source current Tmb =2 5° C [3] - 120 A
ISM peak source current tp ≤ 10 µs; pulsed; Tmb =2 5° C - 1 1 0 7 A
Avalanche ruggedness
EDS(AL)S non-repetitive drain-source 
avalanche energy
ID =1 2 0A ;  V sup ≤ 40 V; RGS =5 0Ω; 
VGS =1 0V ;  T j(init) = 25 °C; unclamped
-1 . 0 2 J
EDS(AL)R repetitive drain-source 
avalanche energy
[4][5][6] --JBUK661R9-40C All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
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Fig 1. Continuous drain current as a function of 
mounting base temperature
Fig 2. Normalized total power dissipation as a 
function of mounting base temperature
Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage
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5. Thermal characteristics
 
 
Table 5. Thermal characteristics
Symbol Parameter Conditions Min Typ Max Unit
Rth(j-mb) thermal resistance from 
junction to mounting base
see Figure 4 --0 . 4 9 K / W
Rth(j-a) thermal resistance from 
junction to ambient
vertical in free air - 60 - K/W
Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration
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6. Characteristics
 
Table 6. Characteristics
Symbol Parameter Conditions Min Typ Max Unit
Static characteristics
V(BR)DSS drain-source 
breakdown voltage
ID =2 5 0µ A ;  V GS =0V ;  T j = 2 5 ° C 4 0 --V
ID =2 5 0µ A ;  V GS =0V ;  T j = -55 °C 36 - - V
VGS(th) gate-source threshold 
voltage
ID =1m A ;  V DS =V GS; Tj =2 5° C ;
see Figure 9; see Figure 10
1.8 2.3 2.8 V
ID =1m A ;  V DS =V GS; Tj =- 5 5° C ;
see Figure 10
--3 . 3 V
ID =2 . 5m A ;  V DS =V GS; Tj = 175 °C; 
see Figure 10
0 . 8 --V
IDSS drain leakage current VDS =4 0V ;  V GS =0V ;  T j = 175 °C - - 500 µA
VDS =4 0V ;  V GS =0V ;  T j = 25 °C - 0.02 1 µA
IGSS gate leakage current VDS =0V ;  V GS =2 0V ;  T j = 25 °C - 2 100 nA
VDS =0V ;  V GS =- 2 0V ;  T j = 25 °C - 2 100 nA
RDSon drain-source on-state 
resistance
VGS =1 0V ;  I D =2 5A ;  T j =2 5° C ;
see Figure 11
-1 . 6 1 . 9 m Ω
VGS =5V ;  I D =2 5A ;  T j =2 5° C ;
see Figure 11
-2 2 . 6 m Ω
VGS =4 . 5V ;  I D =2 5A ;  T j =2 5° C ;
see Figure 11
- 2.25 3.1 mΩ
VGS =1 0V ;  I D =2 5A ;  T j = 175 °C;
see Figure 12; see Figure 11
--4 m Ω
Dynamic characteristics
QG(tot) total gate charge ID =2 5A ;  V DS =3 2V ;  V GS =1 0V ;
see Figure 13; see Figure 14
- 260 - nC
ID =2 5A ;  V DS =3 2V ;  V GS =5V ;
see Figure 13; see Figure 14
- 147 - nC
QGS gate-source charge ID =2 5A ;  V DS =3 2V ;  V GS =1 0V ;
see Figure 13; see Figure 14
-3 8 -n C
QGD gate-drain charge - 72 - nC
Ciss input capacitance VGS =0V ;  V DS =2 5V ;  f=1M H z ;  
Tj =2 5° C ;  s e e  Figure 16
- 11.3 15.1 nF
Coss output capacitance - 1447 1750 pF
Crss reverse transfer 
capacitance
- 1014 1390 pF
td(on) turn-on delay time VDS =3 0V ;  R L =1 . 2Ω; VGS =1 0V ;  
RG(ext) =1 0Ω
-6 0 -n s
tr rise time - 140 - ns
td(off) turn-off delay time - 234 - ns
tf fall time - 416 - ns
LD internal drain 
inductance
from upper edge of drain mounting base 
to centre of die; Tj =2 5° C
-3 . 5 -n H
LS internal source 
inductance
from source lead to source bond pad; 
Tj =2 5° C
-7 . 5 -n HBUK661R9-40C All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
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Source-drain diode
VSD source-drain voltage IS =2 5A ;  V GS =0V ;  T j =2 5° C ;
see Figure 15
-0 . 8 1 . 2 V
trr reverse recovery time IS =2 0A ;  d I S/dt = -100 A/µs; VGS =0V ;  
VDS =2 5V
-6 3 -n s
Qr recovered charge - 127 - nC
Table 6. Characteristics …continued
Symbol Parameter Conditions Min Typ Max Unit
Fig 5. Forward transconductance as a function of 
drain current; typical values
Fig 6. Drain-source on-state resistance as a function 
of gate-source voltage; typical values.
Fig 7. Output characteristics: drain current as a 
function of drain-source voltage; typical values
Fig 8. Transfer characteristics: drain current as a 
function of gate-source voltage; typical values
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Fig 9. Sub-threshold drain current as a function of 
gate-source voltage
Fig 10. Gate-source threshold voltage as a function of 
junction temperature
Fig 11. Drain-source on-state resistance as a function 
of drain current; typical values
Fig 12. Normalized drain-source on-state resistance 
factor as a function of junction temperature
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Fig 13. Gate charge waveform definitions Fig 14. Gate-source voltage as a function of gate 
charge; typical values
Fig 15. Source current as a function of source-drain voltage; typical values
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Fig 16. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values
003aae252
  10
2
  10
3
  10
4
10
5
10
-1    1   10  10
2
VDS  (V)
C 
(pF)
Ciss
Coss
CrssBUK661R9-40C All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
Product data sheet Rev. 1 — 18 August 2010 11 of 15
NXP Semiconductors BUK661R9-40C
N-channel TrenchMOS intermediate level FET
7. Package outline
 
Fig 17. Package outline SOT404 (D2PAK)
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Plastic single-ended surface-mounted package (D2PAK); 3 leads (one lead cropped) SOT404
e e
E
b
D1
HD
D
Q
Lp
c
A1
A
13
2
mounting
base
05-02-11
06-03-16BUK661R9-40C All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
Product data sheet Rev. 1 — 18 August 2010 12 of 15
NXP Semiconductors BUK661R9-40C
N-channel TrenchMOS intermediate level FET
8. Revision history
 
Table 7. Revision history
Document ID Release date Data sheet status Change notice Supersedes
BUK661R9-40C v.1 20100818 Product data sheet - -BUK661R9-40C All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
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9. Legal information
9.1 Data sheet status
 
[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product 
status information is available on the Internet at URL http://www.nxp.com.
9.2 Definitions
Draft — The document is a draft version only. The content is still under 
internal review and subject to formal approval, which may result in 
modifications or additions. NXP Semiconductors does not give any 
representations or warranties as to the accuracy or completeness of 
information included herein and shall have no liability for the consequences of 
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet 
with the same product type number(s) and title. A short data sheet is intended 
for quick reference only and should not be relied upon to contain detailed and 
full information. For detailed and full information see the relevant full data 
sheet, which is available on request via the local NXP Semiconductors sales 
office. In case of any inconsistency or conflict with the short data sheet, the 
full data sheet shall prevail.
Product specification — The information and data provided in a Product 
data sheet shall define the specification of the product as agreed between 
NXP Semiconductors and its customer, unless NXP Semiconductors and 
customer have explicitly agreed otherwise in writing. In no event however, 
shall an agreement be valid in which the NXP Semiconductors product is 
deemed to offer functions and qualities beyond those described in the 
Product data sheet.
9.3 Disclaimers
Limited warranty and liability — Information in this document is believed to 
be accurate and reliable. However, NXP Semiconductors does not give any 
representations or warranties, expressed or implied, as to the accuracy or 
completeness of such information and shall have no liability for the 
consequences of use of such information.
In no event shall NXP Semiconductors be liable for any indirect, incidental, 
punitive, special or consequential damages (including - without limitation - lost 
profits, lost savings, business interruption, costs related to the removal or 
replacement of any products or rework charges) whether or not such 
damages are based on tort (including negligence), warranty, breach of 
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason 
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards 
customer for the products described herein shall be limited in accordance 
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make 
changes to information published in this document, including without 
limitation specifications and product descriptions, at any time and without 
notice. This document supersedes and replaces all information supplied prior 
to the publication hereof.
Suitability for use in automotive applications — This NXP 
Semiconductors product has been qualified for use in automotive 
applications. The product is not designed, authorized or warranted to be 
suitable for use in medical, military, aircraft, space or life support equipment, 
nor in applications where failure or malfunction of an NXP Semiconductors 
product can reasonably be expected to result in personal injury, death or 
severe property or environmental damage. NXP Semiconductors accepts no 
liability for inclusion and/or use of NXP Semiconductors products in such 
equipment or applications and therefore such inclusion and/or use is at the 
customer’s own risk.
Quick reference data — The Quick reference data is an extract of the 
product data given in the Limiting values and Characteristics sections of this 
document, and as such is not complete, exhaustive or legally binding.
Applications — Applications that are described herein for any of these 
products are for illustrative purposes only. NXP Semiconductors makes no 
representation or warranty that such applications will be suitable for the 
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications 
and products using NXP Semiconductors products, and NXP Semiconductors 
accepts no liability for any assistance with applications or customer product 
design. It is customer’s sole responsibility to determine whether the NXP 
Semiconductors product is suitable and fit for the customer’s applications and 
products planned, as well as for the planned application and use of 
customer’s third party customer(s). Customers should provide appropriate 
design and operating safeguards to minimize the risks associated with their 
applications and products.
NXP Semiconductors does not accept any liability related to any default, 
damage, costs or problem which is based on any weakness or default in the 
customer’s applications or products, or the application or use by customer’s 
third party customer(s). Customer is responsible for doing all necessary 
testing for the customer’s applications and products using NXP 
Semiconductors products in order to avoid a default of the applications and 
the products or of the application or use by customer’s third party 
customer(s). NXP does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in 
the Absolute Maximum Ratings System of IEC 60134) will cause permanent 
damage to the device. Limiting values are stress ratings only and (proper) 
operation of the device at these or any other conditions above those given in 
the Recommended operating conditions section (if present) or the 
Characteristics sections of this document is not warranted. Constant or 
repeated exposure to limiting values will permanently and irreversibly affect 
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconductors 
products are sold subject to the general terms and conditions of commercial 
sale, as published at http://www.nxp.com/profile/terms, unless otherwise 
agreed in a valid written individual agreement. In case an individual 
Document status[1][2] Product status[3] Definition
Objective [short] data sheet Development This document contains data from the objective specification for product development.
Preliminary [short] data sheet Qualification This document contains data from the preliminary specification.
Product [short] data sheet Production This document contains the product specification.BUK661R9-40C All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
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agreement is concluded only the terms and conditions of the respective 
agreement shall apply. NXP Semiconductors hereby expressly objects to 
applying the customer’s general terms and conditions with regard to the 
purchase of NXP Semiconductors products by customer.
No offer to sell or license — Nothing in this document may be interpreted or 
construed as an offer to sell products that is open for acceptance or the grant, 
conveyance or implication of any license under any copyrights, patents or 
other industrial or intellectual property rights.
Export control — This document as well as the item(s) described herein may 
be subject to export control regulations. Export might require a prior 
authorization from national authorities.
9.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks 
are the property of their respective owners.
Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, 
FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-CODE, 
ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, 
QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, 
TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.
HD Radio and HD Radio logo — are trademarks of iBiquity Digital 
Corporation.
10. Contact information
For more information, please visit: http://www.nxp.com
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